An overview of the present and foreseen R&D activities of the Spanish network for future accelerators aiming to participate in the design and construction of the forward tracker and vertex detectors of the Future Linear Colliders, is shown.
Introduction
Several Spanish high energy institutions have joined in a coordinated effort of R&D for future linear accelerators and detectors for particle physics. As it is shown in the Figure 1 We are doing an evaluation of the physics case for the end cap tracking and the most challenging aspects which will determine the detector design for this zone.
The paper [6] gives a little guidance for forward detector design from standard benchmark reactions (cos θ < 0.95). At a high energy e+e-collider several potentially very interesting physics analysis require excellent tracking and vertexing performance. These arguments become more urgent as the center of mass energy increases. Precise electron reconstruction is of particular importance due to the energy loss; There is significant physics to be gained or lost in the end cap region. If the central vertexing performance is somewhat of a challenge, maintaining good performance at small polar angle is much more difficult.
A simple-minded layout optimization of the Vertex and Forward-tracker indicates that the better performance is reached by minimizing the z gap between the vertex and the first disk of the forward tracker and choosing an appropriate geometry considering the routing for the services and cables. We are doing detailed studies of the optimal geometry.
As an example, using a toy geometry, in Figure 3 it is shown how the tracking performance is degraded when the services routing goes along the beam pipe versus going upward. 
DEPFET
DEPFET technology [7] is one of the most advanced candidates for ILC vertex detector experiments. It has been developed by the MPI Semiconductor Laboratory, in Munich.
Spanish groups leaded by the IFIC (Instituto de Física Corpuscular, CSIC-Univ. Valencia) have been involved since long ago in the DEPFET collaboration, participating in the design, tests and mechanics. Belle-2 has also selected this technology as baseline for the vertex detector. Some of the present activities are shown in Figure 4 .
In DEPFET, each pixel is a p-channel Field Effect Transistor integrated on a completely depleted bulk. An additional deep n-implant creates a potential minimum for electrons, considered as an internal gate, where they are accumulated, modulating the transistor current. The charge accumulated can be removed by a clear contact placed in the periphery of each pixel. DEPFET has a good resolution and sensitivity, low power consumption, low material budget and good signal over noise ratio. It is a monolithic sensor technology with the electronics built on the pixel itself. It can be thinned out to 50 microns. For ILC the goal is to reach a readout per row of about 50 nsec and a noise of about 40 electrons at high bandwidth, which can be reached by a small capacitance and first in-pixel amplification.
An intense beam test programme has been developed over the last years to demonstrate that the concept will be able to cover the requirements of high precision and transparency required for the ILC vertex detectors. Spanish groups have been very much involved on it. Intrinsic resolutions at the level of 1.2 microns have been already achieved.
Spanish groups are interested in the evaluation of DEPFET sensors, both as single pixel structures, in order to test the different parameters driving the intrinsic performance of the sensors, as well as pixel array structures, including final read-out electronics and control.
We are interested in developing CMOS APDs [8] technology as a promising one for ILC. These monolithic devices give a very fast signal, but have detector instabilities (dark current, afterpulsing noise and cross-talks) which contribute to the detector response, having a deep impact on the readout details. We are trying to understand their origin and reduce their incidence, both from simulation and design of pixels and readout structures. It is a challenge particularly for large matrices, as needed for future colliders. On the other side they require basic readout electronics which impact on lower power consumption.
UB, URL and CNM-IMB have a big expertise on this type of devices. We have learn from two different technologies (STM low voltage 130 nm. and AMS High voltage 350 nm.) with optical generation of pairs. The requirements of future linear colliders in terms of charge, speed and area coverage is a real challenge which we will study both in planar and "3D" technologies.
Active Pixels
As one alternative to monolithic pixel sensors, USC is interested in studying active pixel detectors which have a faster signal and read out, allowing time stamping. We are studying the feasibility to instrument pixel sensors with Timepix [9] readout chip and the possibility to thin both the sensor substrate and the readout chip, in order to reduce the amount of material.
Sensor developments for the end cap tracker
The end cap tracker will consist of about 3 internal disks (< 0.25% X0 radiation lengths) and four external disks which more relaxed conditions of material budget (< 0.65% X0 radiation lengths). The aim is to have a spatial resolution of 7 microns in Rφ.
Both pixel (for the inner disks) and micro-strip (with a pitch of ~ 40 μm for the external ones) silicon technology are considered. In both cases a low power Front End Electronics is required. Thinned silicon microstrip detectors for the external disks are needed.
A highly compact mixed-signal chip for readout of silicon strip sensors is being developed by the UB in collaboration with the LPNHE in the frame of the SiLC collaboration. The ASIC will be fabricated in a deep-submicron technology in order to reduce the wasted space. It will contain an analog part, responsible of the amplification, shaping and digital conversion. The chip functioning is fully digital controlled. All the parameters such as bias voltage and current, sparsifier thresholds, event tag and time tag generation, internal calibration system, shaping time frequency and sampling frequencies will be programmable. This ensures a high degree of fault tolerance and high flexibility and robustness.
The characterization of the sensors is made in the laboratory. We are doing studies of procedures to produce edgeless sensors to reduce dead zones as well as removal of pitch adapter to increase the signal over noise.
Mechanics, alignment and integration studies
The Spanish groups activities cover studies of readout electronics, as well as connectivity, integration, mechanical and thermal monitoring, and alignment. An sketch of some of the present activities is shown in Figure 5 .
Alignment
Silicon sensors currently used as tracking detectors in high energy physics experiments have a weak absorption of infrared light, but enough to use laser beams as pseudo-tracks traversing consecutive sensors. We propose a hybrid alignment system using a part of the silicon tracking detectors,with minor modifications aiming to make them highly transparent to infrared light [10] . Recently, we have done a validation of the optical simulation software with planar multilayered samples and layered diffraction grating and we are doing a measurement of optical test structures and actual sensors produced in the CNM-IMB (see Figure 6 ). We have taken a great advantage from the GICSERV program of CNM-IMB which allows to access the infrastructure of the Institute. We achieved transparencies in the order of 70-80% for the test structures and we hope to reach results of the same order for the sensors. Direct comparison with interferometric measurement at the laboratory give accuracies better than 1 μm.
Test beam at CERN SPS has been done in order to compare between track-based and laser alignment as part of the EUDET-SiTRA alignment task. The analysis is still in progress. 
